

# Getting the best performance from massively parallel computer

June 6<sup>th</sup>, 2013

Takashi Aoki Next Generation Technical Computing Unit Fujitsu Limited

### Agenda



Second generation petascale supercomputer PRIMEHPC FX10
 Tuning techniques for PRIMEHPC FX10





\*1: eXtended Parallel Fortran (Distributed Parallel Fortran) \*2: Rank Map Automatic Tuning Tool

#### Copyright 2013 FUJITSU LIMITED

### **PRIMEHPC FX10** System Configuration



June 6<sup>th</sup>, 2013 7<sup>th</sup> MQM

Copyright 2013 FUJITSU LIMITED

**GB:** GigaBit Ethernet

# **FX10** System H/W Specifications



PRIMEHPC FX10 H/W Specifications						
	Name	SPARC64 <sup>TM</sup> IXfx				
CPU	Performance	236.5GFlops@1.848GHz				
Nodo	Configuration	1 CPU / Node				
noue	Memory capacity	32, 64 GB				
Rack	Performance/rack	22.7 TFlops				
Curatara	No. of compute node	384 to 98,304				
System	Performance	90.8TFlops to 23.2PFlops				
(+~1024 lacks)	Memory	12 TB to 6 PB				

### System rack

### SPARC64<sup>™</sup> IXfx CPU

- 16 cores/socket
- 236.5 GFlops



- - 96 compute nodes
  - 6 I/O nodes
  - With optional water cooling exhaust unit



System board 4 nodes (4 CPUs)



### The K computer and FX10 Comparison of System H/W Specifications



		K computer	FX10
	Name	SPARC64 <sup>TM</sup> VIIIfx	SPARC64 <sup>TM</sup> IXfx
	Performance	128GFlops@2GHz	236.5GFlops@1.848GHz
	Architecture	SPARC V9 + HPC-ACE extension	<del>~</del>
CPU	Cache configuration	L1(I) Cache:32KB/core, L1(D) Cache:32KB/core	←
		L2 Cache: 6MB(shared)	L2 Cache: 12MB(shared)
	No. of cores/socket	8	16
	Memory band width	64 GB/s.	85 GB/s.
Nede	Configuration	1 CPU / Node	<del>~</del>
NOUE	Memory capacity	16 GB	32, 64 GB
System board	Node/system board	4 Nodes	<b>←</b>
Pack	System board/rack	24 System boards	<del>~</del>
Nauk	Performance/rack	12.3 TFlops	22.7 TFlops

### The K computer and FX10 Comparison of System H/W Specifications (cont.)



		K computer	FX10
	Topology	6D Mesh/Torus	←
Interconnect	Performance	5GB/s x2 (bi-directional)	←
	No. of link per node	10	<del>~</del>
		H/W barrier, reduction	<del>~</del>
	Additional reatures	no external switch box	<del>~</del>
	CPU, ICC(interconnect chip), DDCON Direct water cooling	Direct water cooling	←
Cooling	Other parts	Air cooling	Air cooling + Exhaust air water cooling unit (Optional)

### **Programming Environment**





### FX10 System

### Hardware

- Massively parallel supercomputer
  - SPARC64<sup>TM</sup> IXfx
  - Tofu interconnect
- Software
  - Parallel compiler
  - PA(Performance Analysis) information
  - Low jitter Operating System
  - Distributed File System



- Parallel programing style
   Hybrid parallel
- Scalar tuning
- Parallel tuning
  - False sharing
  - Load imbalance

# Parallel Programming for Busy Researchers

- Large number of parallelism for large scale systems
  - Large number processes need large memory and overhead
    - Hybrid thread-process programming to reduce number of processes
  - Hybrid parallel programming is annoying for programmers
- Even for multi-threading, the coarser grain the better
  - Procedure level or outer loop parallelism is desired
  - Little opportunity for such coarse grain parallelism
  - System support for "fine grain" parallelism is required
- VISIMPACT solves these problems

### **Hybrid Parallel**

- Hybrid Parallel vs. Flat MPI
  - Hybrid Parallel: MPI parallel between CPUs Thread parallel inside CPU (between cores)
  - Flat MPI: MPI parallel between cores
- VISIMPACT (Virtual Single Processor by Integrated Multi-core Parallel Architecture)
  - Mechanism that treats multiple cores as one CPU through automatic parallelization
    - Hardware mechanisms to support hybrid parallel
    - Software tools to realize hybrid parallel automatically



# Merits and Drawbacks of Flat MPI and Hybrid Parallel F

c	,o
FUJ	ITSU

	Flat MPI	Hybrid Parallel
Merits	Program portability	Reduced memory usage Performance •less process = less MPI message trans. time •thread performance can be improved by VISIMPACT
Drawbacks	Need memory • communication buffer • large page fragmentation MPI message passing time increase	Need two level parallelization

#### Flat MPI

Node			
Process	Process	Process	Process
Data	Data	Data	Data
Area	Area	Area	Area
Comm.	Comm.	Comm.	Comm.
Buffer	Buffer	Buffer	Buffer



June 6<sup>th</sup>, 2013 7<sup>th</sup> MQM

- Optimum number of processes and threads depends on application characteristics.
- For example, thread parallel scalability, MPI communication ratio and process load imbalance are involved.





performance change of different combination of process and thread



# Impact of Hybrid Parallel : example 1 & 2





Application A

- MPI + automatic parallelize
- Meteorology application
- Flat MPI (1536 processes-
  - 1 thread) doesn't work due to memory limit
- Granularity of a thread is small

### Application B

- MPI + automatic parallelize + OpenMP
- Meteorology application
- Flat MPI (1536 processes-
  - 1 thread) doesn't work due to memory limit
- Communication cost is 15%
- 72% of the process is done by thread parallel

June 6<sup>th</sup>, 2013 7<sup>th</sup> MQM

# Impact of Hybrid Parallel : example 3 & 4



Application C

- MPI + OpenMP
- Meteorology application
- Load imbalance is eased by hybrid parallel
- Communication cost is 15%
- 87% of the process is done by thread parallel

Application D

- MPI + automatic parallelize
- NPB.CG benchmark
- Load imbalance is eased by hybrid parallel
- Communication cost is 20%~30%
- 92% of the process is done by thread parallel

# **Application Tuning Cycle and Tools**





# **PA(Performance Analysis) reports**



- Performance Analysis reports:
  - elapsed time
  - calculation speed(FLOPS)
  - cache/memory access statistical information
  - Instruction count
  - Load balance
  - Cycle accounting
- Cycle Accounting data:
  - performance bottleneck identification
  - systematic performance tuning



# **Cycle Accounting**

- FUjitsu
- Cycle Accounting is a technique to analyse performance bottleneck
  - SPARC64<sup>TM</sup> IXfx can measure a lot of performance analysis events
  - Summarize the execution time for each instruction commit count



# FUjitsu

### Understanding the bottleneck

The bottleneck of a focusing interval (exclude input, output and communication) could be estimated from PA information of the overall interval



By breaking down to a loop level and capture the PA information of the loop, you can find out what you can do to improve the bottleneck or how far you can improve the performance

### Hot spot break down





#### June 6<sup>th</sup>, 2013 7<sup>th</sup> MQM

#### Copyright 2013 FUJITSU LIMITED

# Analyse and Diagnose(Hot spot 1: if-statement in a loop) jirsu



### Analyse and Diagnose(Hot spot 2: Stride Access)





# Analyze and Diagnose(Hot spot 3: Ideal Operation)





# analyse and Diagnose(Hot spot 4: Data Dependency)





**Tuning Result (Hot spot 1): if-statement in a loop** 

FUJITSU

Hot spot 1: use mask instruction instead of if-statement



**Before Tuning** 

### **After Tuning**

	Execution time(sec)	FP op. peak ratio	SIMD inst. ratio (/all inst.)	SIMD inst. ratio (/SIMDizable inst.)	Number of inst.
Before Tuning	3.467	9.90%	0.00%	0.00%	9.46E+10
After Tuning	0.631	60.11%	87.79%	99.98%	3.79E+10

# **Tuning Result (Hot spot 2): Stride Access**

Apply loop blocking (divide into blocks which fit the cache size)



### **Before Tuning**

### After Tuning

	Execution time(sec)	FP op. peak ratio	L1D miss ratio	L2 miss ratio
Before Tuning	2.874	3.07%	53.01%	53.04%
After Tuning	0.658	13.30%	6.69%	4.29%



### **Tuning Result (Overall)**



FUJITSU





![](_page_27_Picture_6.jpeg)

![](_page_28_Picture_1.jpeg)

Criteria	Technique	Speed Up Example
	mask instruction	x1.49
Execution	loop peeling	x2.01
LYECOUOLI	explicit data dependency hint	x1.46 x2.63
	loop interchange	x3.74
	loop fusion	x1.56
Data	loop fission	x2.69
	array merge	x2.98
	array index interchange	x2.99
	array data padding	x2.84

### **False Sharing**

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

Copyright 2013 FUJITSU LIMITED

### False sharing outcome (before tuning)

Because the parallelized index 'j' runs from 1 to 8 (too small), every threads share the same cache line of array 'a'.
This payson a false sharing

This causes a false sharing. PA data shows a lot of data access wait occurred.

Source code before tuning subroutine sub() 20 [sec] integer\*8 i,j,n 21 22 parameter(n=30000) 7 23 parameter(m=8) 6 24 real\*8 a(m,n),b(n,m) 25 common /com/a,b **Barrier Wait** 5 26 <<< Loop-information Start >>> **FP** Cache 4 <<< [PARALLELIZATION] Load Wait <<< Standard iteration count: 2 3 <<< Loop-information End >>> 27 do j=1.m 2 1 pp <<< Loop-information Start >>> Store Wait 1 <<< [OPTIMIZATION] parallelized <<< SIMD index runs only 8 0 <<< SOFTWARE PIPELINING <<< Loop-information End >>> **Before Tuning** 28 2 p 8v do i=1,n 29 2 p 8v a(j,i)=b(i,j) 2 p 8v enddo 30 False sharing 1 p enddo 31 L1D miss ratio occurs here 32 Before tuning 29.53% 33 End

![](_page_30_Picture_7.jpeg)

### False sharing tuned

![](_page_31_Picture_1.jpeg)

By doing loop interchange, the false sharing can be avoided. This reduces L1 cache miss and improve the data access wait.

![](_page_31_Figure_3.jpeg)

![](_page_32_Picture_1.jpeg)

![](_page_32_Figure_2.jpeg)

# **Triangular loop load imbalance tuning**

![](_page_33_Picture_1.jpeg)

By adding openMP directive, schedule(static, 1), loop size becomes small and loops are assigned to each thread in cyclic manner. This assignes almost same job quantity to each thread and reduces load imbalance.

				Modified code
28				subroutine sub()
29				integer*8 i,j,n
30				parameter(n=512)
31				real*8 a(n+1,n),b(n+1,n),c(n+1,n)
32				common a,b,c
33				
34				!\$omp parallel do schedule(static,1)
35	1	р		do j=1,n
36	2	р	8v	do i=j,n
37	2	р	8v	a(i,j)=b(i,j)+c(i,j)
38	2	р	8v	enddo
39	1	р		enddo
40				
41				end

![](_page_33_Figure_4.jpeg)

### Loop with if-statement

When the processing quantity of each thread is different, say the loop contains an if-statement, load imbalance can NOT be resolved by a static cyclic divide.

![](_page_34_Figure_2.jpeg)

# Using dynamic scheduling to reduce load imbalance

By changing the thread schedule method to dynamic, a thread which finishes its execution earlier can execute the next iteration. This reduces the load imbalance.
Isec]

				Modified code	
1				subroutine sub(a,b,s,n,m)	
2				real a(n),b(n),s	
3				!\$omp parallel do schedule( <mark>dynamic,</mark> 1)	
4	1	р		do j=1,n	
5	2	р		if( mod(j,2) .eq. 0 ) then	
6	3	р	8v	do i=1,m	
7	3	р	8v	a(i) = a(i)*b(i)*s	
8	3	р	8v	enddo	
9	2	р		endif	
10	1	р	)	enddo	
11				end subroutine sub	
:					
21				program main	
22				parameter(n=1000000)	
23				parameter(m=100000)	
24				real a(n),b(n)	
25				call init(a,b,n)	
26				call sub(a,b,2.0,n,m)	
27				end program main	

![](_page_35_Figure_3.jpeg)

FUÏTSU

### **Choosing a right parallelize loop**

If the iteration count is too small to parallelize, a load imbalance occurs.

[sec]

![](_page_36_Figure_2.jpeg)

Modified code							
33	33 locl serial						
34	1			do k=1,l			
35	1			loci parallel			
36	2	рр		do j=1, <mark>m</mark>			
37	3	р	8v	do i=1,n			
38	3	р	8v	a(i,j,k)=b(i,j,k)+c(i,j,k)			
39	3	р	8v	enddo			
40	2	р		enddo			
41	1			enddo			

![](_page_36_Figure_4.jpeg)

FUITSU

# **Compiler option to choose a right iteration**

![](_page_37_Picture_1.jpeg)

By using a compiler option –Kdynamic\_iteration, an appropriate iteration is chosen at runtime and the load imbalance is reduced.

![](_page_37_Figure_3.jpeg)

## **OS jitter problem for parallel processing**

- Due to synchronization, each computation is prolonged to the duration of the slowest process.
- Even if the job size of each process is exactly the same, OS interferes the application and time varies

![](_page_38_Figure_3.jpeg)

OS tuning and hybrid parallel can reduce OS jitter.

### **OS jitter measured**

![](_page_39_Picture_1.jpeg)

OS jitter (noise) measured using a program called FWQ developed by Lawrence Livermore National Laboratory. https://asc.llnl.gov/sequoia/benchmarks/

t\_fwq -w 18 -n 20000 -t 16

- -w: workload
- -n: repeat time
- -t: number of thread

![](_page_39_Figure_7.jpeg)

Machine	PRIMEHPC FX10	PC Cluster
Mean noise ratio	0. 589E-04	0. 154E-01
Longest noise length(usec)	29.3	644.0

### Summary

- Fujitsu's supercomputer, PRIMEHPC FX10, as well as K computer consists of high performance multi-core CPUs
- There are bunch of scalar tuning techniques to make each process faster
- We recommend to program applications in hybrid parallel manner to get a better performance
- By checking performance analysis information, you can find bottlenecks
- Some parallel tuning can be done using open MP directives
- Operating system could be an obstacle to get higher performance

![](_page_41_Picture_0.jpeg)

# shaping tomorrow with you